OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] - Rev 509

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
489 ORPSoC sw cleanup. Remove warnings. julius 4934d 22h /openrisc
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 4934d 22h /openrisc
487 ORPSoC main software makefile update julius 4937d 20h /openrisc
486 ORPSoC updates, mainly software, i2c driver julius 4937d 20h /openrisc
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4942d 01h /openrisc
484 Changes to make r12 call-saved and to bring wchar tests in line. jeremybennett 4942d 23h /openrisc
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4945d 01h /openrisc
482 Don't hardcode tool versions in help text olof 4946d 13h /openrisc
481 OR1200 Update. RTL and spec. julius 4958d 07h /openrisc
480 ORPSoC updates - ml501 project cleanups, DDR2 cache bug fixes. julius 4959d 05h /openrisc

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.