OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc2/] [configure] - Rev 388

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5117d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/configure
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5119d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/configure
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5120d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/configure
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5121d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/configure
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5124d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/configure
104 Candidate release 0.4.0rc4 jeremybennett 5128d 02h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/configure
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5136d 20h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/configure
99 Bug in test evaluation for library fixed. jeremybennett 5141d 20h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/configure
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5142d 21h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/configure
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5157d 03h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/configure

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.