OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc2/] [cpu] - Rev 233

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
100 Single precision FPU stuff for or1ksim julius 5165d 04h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/cpu
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5171d 03h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/cpu
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5185d 09h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/cpu
96 Various changes which had not been picked up in earlier commits. jeremybennett 5186d 10h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/cpu
91 Tidy up of some obsolete configuration code. jeremybennett 5199d 00h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/cpu
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5199d 01h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/cpu
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.
jeremybennett 5200d 00h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/cpu
80 Add missing configuration files to SVN. jeremybennett 5200d 03h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/cpu
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5530d 09h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/cpu

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.