OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.1rc1/] [configure.ac] - Rev 594

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5129d 18h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/configure.ac
134 Updates for stable release 0.4.0 jeremybennett 5137d 21h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/configure.ac
127 New config option to allow l.xori with unsigned operand. jeremybennett 5143d 18h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/configure.ac
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5144d 13h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/configure.ac
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5144d 17h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/configure.ac
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5145d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/configure.ac
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5146d 11h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/configure.ac
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5148d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/configure.ac
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5150d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/configure.ac
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5153d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/configure.ac

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.