OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 449

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
429	or1ksim update - remove debug printfs from eth MDIO emulation function and fix illegal instruction vector jump for invalid instructions.	julius	4968d 05h	/openrisc/trunk
428	or1ksim - adding preliminary PHY emulation to ethernet peripheral.	julius	4971d 01h	/openrisc/trunk
427	Fixes for C++ to correspond to fixes in uClibc.	jeremybennett	4972d 09h	/openrisc/trunk
426	ORPSoC update Reverted back to previous OR1200 instruction cache. (...which...) Fixed or1200-except test failure on generic model. ML501 build not passing or1200-except test. Tried disabling burst on the bus (memory server doesn't support it yet) to no avail. To be continued...	julius	4973d 20h	/openrisc/trunk
425	ORPSoC update: GDB servers in VPI and System C model updated to deal with packets gdb-7.2 sends. Documentation updated. Reference design tests can now be run in or1ksim (added rule to sim/bin/Makefile). or1200-except doesn't appear to work as illegal instruction error isn't causing jump to vector. Updated Or1200 tests to report test success value and then exit with value 0.	julius	4973d 21h	/openrisc/trunk
424	C++ library, needed for C++ compiler.	jeremybennett	4974d 07h	/openrisc/trunk
423	Minor typo fixed.	jeremybennett	4974d 10h	/openrisc/trunk
422	Separates out --force actions, so only build dirs corresponding to targets being built are blown away.	jeremybennett	4974d 10h	/openrisc/trunk
421	Fixing some typos in bld-all.sh's --help printout and changed all "cd .." lines to "cd -".	julius	4977d 08h	/openrisc/trunk
420	New feature to trace instructions (option --trace). Manual updated to match.	jeremybennett	4979d 06h	/openrisc/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.