OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 353

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
118	New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library.	jeremybennett	5142d 01h	/openrisc/trunk/or1ksim
116	Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time.	jeremybennett	5144d 04h	/openrisc/trunk/or1ksim
115	Added support for l.fl1 and tests for l.ff1 and l.fl1	jeremybennett	5145d 03h	/openrisc/trunk/or1ksim
114	l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR.	jeremybennett	5145d 05h	/openrisc/trunk/or1ksim
112	Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.	jeremybennett	5146d 03h	/openrisc/trunk/or1ksim
110	or1ksim make check should work without a libc in the or32-elf tools	julius	5147d 05h	/openrisc/trunk/or1ksim
107	New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug.	jeremybennett	5149d 04h	/openrisc/trunk/or1ksim
106	Removing old tests, pending addition of new ones.	jeremybennett	5149d 04h	/openrisc/trunk/or1ksim
104	Candidate release 0.4.0rc4	jeremybennett	5152d 11h	/openrisc/trunk/or1ksim
101	ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c	jeremybennett	5161d 05h	/openrisc/trunk/or1ksim

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.