OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Rev 257

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
115	Added support for l.fl1 and tests for l.ff1 and l.fl1	jeremybennett	5124d 20h	/openrisc/trunk/or1ksim/ChangeLog
114	l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR.	jeremybennett	5124d 21h	/openrisc/trunk/or1ksim/ChangeLog
112	Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.	jeremybennett	5125d 20h	/openrisc/trunk/or1ksim/ChangeLog
110	or1ksim make check should work without a libc in the or32-elf tools	julius	5126d 21h	/openrisc/trunk/or1ksim/ChangeLog
107	New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug.	jeremybennett	5128d 21h	/openrisc/trunk/or1ksim/ChangeLog
104	Candidate release 0.4.0rc4	jeremybennett	5132d 04h	/openrisc/trunk/or1ksim/ChangeLog
101	ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c	jeremybennett	5140d 22h	/openrisc/trunk/or1ksim/ChangeLog
99	Bug in test evaluation for library fixed.	jeremybennett	5145d 22h	/openrisc/trunk/or1ksim/ChangeLog
98	Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller.	jeremybennett	5146d 23h	/openrisc/trunk/or1ksim/ChangeLog
97	Updates to test the new JTAG library interface (not yet complete).	jeremybennett	5161d 05h	/openrisc/trunk/or1ksim/ChangeLog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.