URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Rev 432

Rev	Log message	Author	Age	Path
202	Adding executed log in binary format capability to or1ksim	julius	5095d 07h	/openrisc/trunk/or1ksim/ChangeLog
143	Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195).	jeremybennett	5112d 08h	/openrisc/trunk/or1ksim/ChangeLog
134	Updates for stable release 0.4.0	jeremybennett	5120d 11h	/openrisc/trunk/or1ksim/ChangeLog
127	New config option to allow l.xori with unsigned operand.	jeremybennett	5126d 08h	/openrisc/trunk/or1ksim/ChangeLog
124	Overflow handling now in line with architecture manual. Tests added.	jeremybennett	5127d 03h	/openrisc/trunk/or1ksim/ChangeLog
123	Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added.	jeremybennett	5127d 07h	/openrisc/trunk/or1ksim/ChangeLog
122	Added l.ror and l.rori with associated tests.	jeremybennett	5128d 03h	/openrisc/trunk/or1ksim/ChangeLog
121	Adds exception handling to l.jalr and l.jr. Adds appropriate tests.	jeremybennett	5128d 04h	/openrisc/trunk/or1ksim/ChangeLog
118	New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library.	jeremybennett	5129d 01h	/openrisc/trunk/or1ksim/ChangeLog
116	Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time.	jeremybennett	5131d 04h	/openrisc/trunk/or1ksim/ChangeLog