OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Rev 790

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
437 Or1ksim - ethernet peripheral update, working much better. julius 4948d 12h /openrisc/trunk/or1ksim/ChangeLog
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4949d 12h /openrisc/trunk/or1ksim/ChangeLog
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4952d 18h /openrisc/trunk/or1ksim/ChangeLog
432 Updates to handle interrupts correctly. jeremybennett 4953d 21h /openrisc/trunk/or1ksim/ChangeLog
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4956d 18h /openrisc/trunk/or1ksim/ChangeLog
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.
julius 4956d 21h /openrisc/trunk/or1ksim/ChangeLog
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4959d 17h /openrisc/trunk/or1ksim/ChangeLog
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4967d 22h /openrisc/trunk/or1ksim/ChangeLog
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4968d 01h /openrisc/trunk/or1ksim/ChangeLog
387 Fixed testing, to always use our DEJAGNU config. jeremybennett 5007d 22h /openrisc/trunk/or1ksim/ChangeLog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.