OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [configure] - Rev 402

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
116	Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time.	jeremybennett	5142d 05h	/openrisc/trunk/or1ksim/configure
115	Added support for l.fl1 and tests for l.ff1 and l.fl1	jeremybennett	5143d 05h	/openrisc/trunk/or1ksim/configure
112	Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.	jeremybennett	5144d 04h	/openrisc/trunk/or1ksim/configure
107	New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug.	jeremybennett	5147d 05h	/openrisc/trunk/or1ksim/configure
104	Candidate release 0.4.0rc4	jeremybennett	5150d 12h	/openrisc/trunk/or1ksim/configure
101	ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c	jeremybennett	5159d 06h	/openrisc/trunk/or1ksim/configure
99	Bug in test evaluation for library fixed.	jeremybennett	5164d 06h	/openrisc/trunk/or1ksim/configure
98	Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller.	jeremybennett	5165d 08h	/openrisc/trunk/or1ksim/configure
97	Updates to test the new JTAG library interface (not yet complete).	jeremybennett	5179d 14h	/openrisc/trunk/or1ksim/configure
96	Various changes which had not been picked up in earlier commits.	jeremybennett	5180d 15h	/openrisc/trunk/or1ksim/configure

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.