OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [configure] - Rev 507

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
226	Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated	julius	5096d 14h	/openrisc/trunk/or1ksim/configure
224	Add new library functions and modify existing ones. Change the parameter type enumarations to upper case. New (simplified and corrected) config file parsing. No include files or default sim.cfg.	jeremybennett	5096d 22h	/openrisc/trunk/or1ksim/configure
220	Updated library interface to take a full command line (this will break all old code). Added -q/--quiet and --report-memory-errors flags to command line. Fixed all tests to match this.	jeremybennett	5103d 13h	/openrisc/trunk/or1ksim/configure
143	Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195).	jeremybennett	5126d 18h	/openrisc/trunk/or1ksim/configure
134	Updates for stable release 0.4.0	jeremybennett	5134d 22h	/openrisc/trunk/or1ksim/configure
127	New config option to allow l.xori with unsigned operand.	jeremybennett	5140d 18h	/openrisc/trunk/or1ksim/configure
124	Overflow handling now in line with architecture manual. Tests added.	jeremybennett	5141d 14h	/openrisc/trunk/or1ksim/configure
123	Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added.	jeremybennett	5141d 18h	/openrisc/trunk/or1ksim/configure
122	Added l.ror and l.rori with associated tests.	jeremybennett	5142d 14h	/openrisc/trunk/or1ksim/configure
121	Adds exception handling to l.jalr and l.jr. Adds appropriate tests.	jeremybennett	5142d 14h	/openrisc/trunk/or1ksim/configure

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.