OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] [version.texi] - Rev 403

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
112	Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.	jeremybennett	5125d 09h	/openrisc/trunk/or1ksim/doc/version.texi
110	or1ksim make check should work without a libc in the or32-elf tools	julius	5126d 10h	/openrisc/trunk/or1ksim/doc/version.texi
107	New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug.	jeremybennett	5128d 09h	/openrisc/trunk/or1ksim/doc/version.texi
104	Candidate release 0.4.0rc4	jeremybennett	5131d 17h	/openrisc/trunk/or1ksim/doc/version.texi
100	Single precision FPU stuff for or1ksim	julius	5140d 13h	/openrisc/trunk/or1ksim/doc/version.texi
99	Bug in test evaluation for library fixed.	jeremybennett	5145d 11h	/openrisc/trunk/or1ksim/doc/version.texi
98	Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller.	jeremybennett	5146d 12h	/openrisc/trunk/or1ksim/doc/version.texi
96	Various changes which had not been picked up in earlier commits.	jeremybennett	5161d 19h	/openrisc/trunk/or1ksim/doc/version.texi
93	Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0.	jeremybennett	5167d 10h	/openrisc/trunk/or1ksim/doc/version.texi
90	Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain).	jeremybennett	5174d 10h	/openrisc/trunk/or1ksim/doc/version.texi

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.