OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] [version.texi] - Rev 428

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
121	Adds exception handling to l.jalr and l.jr. Adds appropriate tests.	jeremybennett	5216d 19h	/openrisc/trunk/or1ksim/doc/version.texi
118	New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library.	jeremybennett	5217d 15h	/openrisc/trunk/or1ksim/doc/version.texi
116	Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time.	jeremybennett	5219d 19h	/openrisc/trunk/or1ksim/doc/version.texi
112	Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.	jeremybennett	5221d 18h	/openrisc/trunk/or1ksim/doc/version.texi
110	or1ksim make check should work without a libc in the or32-elf tools	julius	5222d 20h	/openrisc/trunk/or1ksim/doc/version.texi
107	New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug.	jeremybennett	5224d 19h	/openrisc/trunk/or1ksim/doc/version.texi
104	Candidate release 0.4.0rc4	jeremybennett	5228d 02h	/openrisc/trunk/or1ksim/doc/version.texi
100	Single precision FPU stuff for or1ksim	julius	5236d 22h	/openrisc/trunk/or1ksim/doc/version.texi
99	Bug in test evaluation for library fixed.	jeremybennett	5241d 20h	/openrisc/trunk/or1ksim/doc/version.texi
98	Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller.	jeremybennett	5242d 21h	/openrisc/trunk/or1ksim/doc/version.texi

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.