OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] [version.texi] - Rev 450

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
202 Adding executed log in binary format capability to or1ksim julius 5092d 12h /openrisc/trunk/or1ksim/doc/version.texi
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5109d 12h /openrisc/trunk/or1ksim/doc/version.texi
134 Updates for stable release 0.4.0 jeremybennett 5117d 16h /openrisc/trunk/or1ksim/doc/version.texi
127 New config option to allow l.xori with unsigned operand. jeremybennett 5123d 12h /openrisc/trunk/or1ksim/doc/version.texi
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5124d 08h /openrisc/trunk/or1ksim/doc/version.texi
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5124d 12h /openrisc/trunk/or1ksim/doc/version.texi
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5125d 09h /openrisc/trunk/or1ksim/doc/version.texi
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5126d 06h /openrisc/trunk/or1ksim/doc/version.texi
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5128d 09h /openrisc/trunk/or1ksim/doc/version.texi
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5130d 08h /openrisc/trunk/or1ksim/doc/version.texi

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.