OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [mmu/] - Rev 784

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5142d 10h /openrisc/trunk/or1ksim/mmu
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5148d 12h /openrisc/trunk/or1ksim/mmu
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5162d 18h /openrisc/trunk/or1ksim/mmu
96 Various changes which had not been picked up in earlier commits. jeremybennett 5163d 19h /openrisc/trunk/or1ksim/mmu
91 Tidy up of some obsolete configuration code. jeremybennett 5176d 08h /openrisc/trunk/or1ksim/mmu
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5176d 09h /openrisc/trunk/or1ksim/mmu
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.
jeremybennett 5177d 09h /openrisc/trunk/or1ksim/mmu
80 Add missing configuration files to SVN. jeremybennett 5177d 12h /openrisc/trunk/or1ksim/mmu
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5507d 18h /openrisc/trunk/or1ksim/mmu

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.