OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [peripheral] - Rev 450

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
224 Add new library functions and modify existing ones. Change the parameter type enumarations to upper case. New (simplified and corrected) config file parsing. No include files or default sim.cfg. jeremybennett 5095d 18h /openrisc/trunk/or1ksim/peripheral
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5141d 11h /openrisc/trunk/or1ksim/peripheral
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5142d 08h /openrisc/trunk/or1ksim/peripheral
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5146d 11h /openrisc/trunk/or1ksim/peripheral
110 or1ksim make check should work without a libc in the or32-elf tools julius 5147d 12h /openrisc/trunk/or1ksim/peripheral
104 Candidate release 0.4.0rc4 jeremybennett 5152d 19h /openrisc/trunk/or1ksim/peripheral
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5161d 13h /openrisc/trunk/or1ksim/peripheral
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5167d 14h /openrisc/trunk/or1ksim/peripheral
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5181d 20h /openrisc/trunk/or1ksim/peripheral
96 Various changes which had not been picked up in earlier commits. jeremybennett 5182d 21h /openrisc/trunk/or1ksim/peripheral

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.