OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] - Rev 203

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5377d 15h /openrisc/trunk/orpsocv2
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5391d 17h /openrisc/trunk/orpsocv2
50 Adding or32_funcs.S julius 5391d 21h /openrisc/trunk/orpsocv2
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5410d 11h /openrisc/trunk/orpsocv2
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5425d 22h /openrisc/trunk/orpsocv2
45 Orpsoc eth test fix and script error message update julius 5432d 21h /openrisc/trunk/orpsocv2
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5461d 21h /openrisc/trunk/orpsocv2
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5485d 18h /openrisc/trunk/orpsocv2
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5501d 15h /openrisc/trunk/orpsocv2
41 Update to or1k top julius 5504d 16h /openrisc/trunk/orpsocv2

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.