URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [include/] [or1200_defines.v] - Rev 848

Rev	Log message	Author	Age	Path
57	ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words	julius	5309d 14h	/openrisc/trunk/orpsocv2/rtl/verilog/include/or1200_defines.v
49	Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update	julius	5382d 06h	/openrisc/trunk/orpsocv2/rtl/verilog/include/or1200_defines.v
6	Checking in ORPSoCv2	julius	5496d 05h	/openrisc/trunk/orpsocv2/rtl/verilog/include/or1200_defines.v