OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] [bin] - Rev 393

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5357d 17h /openrisc/trunk/orpsocv2/sim/bin
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5368d 00h /openrisc/trunk/orpsocv2/sim/bin
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5386d 01h /openrisc/trunk/orpsocv2/sim/bin
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5400d 23h /openrisc/trunk/orpsocv2/sim/bin
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5419d 17h /openrisc/trunk/orpsocv2/sim/bin
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5471d 03h /openrisc/trunk/orpsocv2/sim/bin
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5495d 00h /openrisc/trunk/orpsocv2/sim/bin
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5510d 21h /openrisc/trunk/orpsocv2/sim/bin
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5515d 04h /openrisc/trunk/orpsocv2/sim/bin
36 Better clean rule in makefile julius 5529d 04h /openrisc/trunk/orpsocv2/sim/bin

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.