OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] - Rev 424

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
351 OR1200 with icarus fixed up. MMu test fix, remove testfloat elf, adding new arbiter and RAM, may break verilator compatibility... TODO julius 5086d 11h /openrisc/trunk/orpsocv2/sw
349 ORPSoCv2 update with new software and makefile update julius 5086d 15h /openrisc/trunk/orpsocv2/sw
348 First stage of ORPSoCv2 update - more to come julius 5086d 16h /openrisc/trunk/orpsocv2/sw
67 New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory julius 5289d 20h /openrisc/trunk/orpsocv2/sw
66 Fixed the simulator-assisted printf l.nop in cycle accurate, and supporting software. julius 5309d 18h /openrisc/trunk/orpsocv2/sw
63 Finally adding RSP server to cycle accurate model, based on work by Jeremey Bennett but slightly modified for the debug unit we use. Adding binary logging file mode to cycle accurate model which allows smaller and quicker execution logging, along with binary log reader in sw/utils. Adding cycle accurate wishbone bus transaction log generation. still some bugs in CA model for some reason where it skips cycles when logging either execution or bus transactions. Changing or1200 du allowing hardware watchpoints on data load and stores. julius 5326d 17h /openrisc/trunk/orpsocv2/sw
58 ORPSoC2 update - added fpu and implemented in processor, also some sw tests for it, makefile for event sims cleaned up julius 5368d 12h /openrisc/trunk/orpsocv2/sw
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5427d 15h /openrisc/trunk/orpsocv2/sw
50 Adding or32_funcs.S julius 5427d 19h /openrisc/trunk/orpsocv2/sw
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5446d 09h /openrisc/trunk/orpsocv2/sw

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.