OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw] - Rev 672

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
486 ORPSoC updates, mainly software, i2c driver julius 4965d 22h /openrisc/trunk/orpsocv2/sw
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4970d 03h /openrisc/trunk/orpsocv2/sw
479 ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting. julius 4988d 06h /openrisc/trunk/orpsocv2/sw
477 ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts.
Changed cache sizes of both instruction and data cache of reference design to 4kB each.		 julius 4990d 06h /openrisc/trunk/orpsocv2/sw
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 4991d 02h /openrisc/trunk/orpsocv2/sw
470 ORPSoC OR1200 crt0 updates. julius 4995d 02h /openrisc/trunk/orpsocv2/sw
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI		 julius 4996d 03h /openrisc/trunk/orpsocv2/sw
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README		 julius 4997d 06h /openrisc/trunk/orpsocv2/sw
465 ORPSoC SPI flash load Makefile and README updates. julius 4997d 21h /openrisc/trunk/orpsocv2/sw
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 4998d 05h /openrisc/trunk/orpsocv2/sw

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.