OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [sw] - Rev 439

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
361 OPRSoCv2 - adding things left out in last check-in julius 5060d 06h /openrisc/trunk/orpsocv2/sw
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5060d 07h /openrisc/trunk/orpsocv2/sw
358 OR1200's reset now configurable as active high or active low. Thanks to patch
from OpenCores contributor Kuoping.

Updated OR1200 in ORPSoCv2 and OR1200 project.		 julius 5060d 15h /openrisc/trunk/orpsocv2/sw
356 Added new simple MAC test to ORPSoC test suite:
* orpsocv2/sw/or1200asm/or1200asm-mac.S: Added

Fixed MAC pipeline issue in OR1200
* or1200/rtl/verilog/or1200_mult_mac.v: Made mac_op valid only once per insn.
* orpsocv2/rtl/verilog/components/or1200/or1200_mult_mac.v: ""

* orpsocv2/sw/dhry/dhry.c: Changed final output to be same as ORPmon version
* orpsocv2/sim/bin/Makefile: Added new MAC test to default tests		 julius 5061d 01h /openrisc/trunk/orpsocv2/sw
354 Fixed ORPSoCv2 Dhrystone test, rewrote timer interrut

* sw/support/crt0.S: Tick timer interrupt to increment variable
now in place instead of calling customisable
interrupt vector handler

Changed all system frequencies in design to 50MHz.		 julius 5062d 06h /openrisc/trunk/orpsocv2/sw
351 OR1200 with icarus fixed up. MMu test fix, remove testfloat elf, adding new arbiter and RAM, may break verilator compatibility... TODO julius 5063d 07h /openrisc/trunk/orpsocv2/sw
349 ORPSoCv2 update with new software and makefile update julius 5063d 11h /openrisc/trunk/orpsocv2/sw
348 First stage of ORPSoCv2 update - more to come julius 5063d 11h /openrisc/trunk/orpsocv2/sw
67 New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory julius 5266d 15h /openrisc/trunk/orpsocv2/sw
66 Fixed the simulator-assisted printf l.nop in cycle accurate, and supporting software. julius 5286d 14h /openrisc/trunk/orpsocv2/sw

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.