OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2] - Rev 351

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
56 adding generic pll model to orpsoc julius 5384d 21h /openrisc/trunk/orpsocv2
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5387d 11h /openrisc/trunk/orpsocv2
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5397d 18h /openrisc/trunk/orpsocv2
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5415d 19h /openrisc/trunk/orpsocv2
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5416d 15h /openrisc/trunk/orpsocv2
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5430d 17h /openrisc/trunk/orpsocv2
50 Adding or32_funcs.S julius 5430d 21h /openrisc/trunk/orpsocv2
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5449d 11h /openrisc/trunk/orpsocv2
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5464d 22h /openrisc/trunk/orpsocv2
45 Orpsoc eth test fix and script error message update julius 5471d 22h /openrisc/trunk/orpsocv2

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.