OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk] - Rev 213

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
193 Record changes to initfini.c jeremybennett 5124d 22h /openrisc/trunk
192 Updated to fix problems with initfini assembler fragments. jeremybennett 5124d 22h /openrisc/trunk
191 Updated to clarify use of r9 in the l.jalr delay slot. jeremybennett 5124d 22h /openrisc/trunk
190 Allow the Or1ksim installation directory to be set by option. jeremybennett 5125d 04h /openrisc/trunk
189 Fuller explanation of the build script given. jeremybennett 5125d 04h /openrisc/trunk
188 More rigorous testing of options. jeremybennett 5125d 05h /openrisc/trunk
187 Or1200 sprs FPU update julius 5126d 22h /openrisc/trunk
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5127d 01h /openrisc/trunk
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5127d 02h /openrisc/trunk
184 Fix the UART version of newlib. jeremybennett 5128d 06h /openrisc/trunk

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.