OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk] - Rev 431

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.
julius 5025d 19h /openrisc/trunk
410 ORPSoC: Adding README in root explaining how to build documentation, and
documentation fixup so it builds properly again.
julius 5026d 19h /openrisc/trunk
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 5026d 19h /openrisc/trunk
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5027d 07h /openrisc/trunk
407 Update or1ksim version in toolchain script to rc2 julius 5027d 10h /openrisc/trunk
406 ORPmon indented files, bus, align and instruction errors vectors printf and reboot julius 5027d 11h /openrisc/trunk
405 ORPmon updates - ethernet driver updates julius 5027d 15h /openrisc/trunk
404 New scripts to build separate bare metal and Linux tool chains. Fixes to GDB so it builds with the Linux tool chain and uses RELA. Other minor fixes to the GCC tool chain. jeremybennett 5027d 15h /openrisc/trunk
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5028d 13h /openrisc/trunk
402 Further updates to the compiler jeremybennett 5028d 18h /openrisc/trunk

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.