OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk] - Rev 437

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
417	ORPSoC re-adding doc automake files, this time not symlinks	julius	5021d 18h	/openrisc/trunk
416	ORPSoC doc cleanup - removing symlinks from automake'd docs build path	julius	5021d 18h	/openrisc/trunk
415	ORPSoC - ML501 update, working again. Documentation update including information on ML501 build OR1200 updates to do with instruction cache tag signal when invalidate instruction used. Added ability to define address to pass to SPI flash when booting. Added SPI sw test for board which allows inspection of data in a flash.	julius	5021d 18h	/openrisc/trunk
414	Updates to add -mredzone and improved GCC optimizations.	jeremybennett	5022d 13h	/openrisc/trunk
413	Fixed to combined bug in the assembler and linker.	jeremybennett	5023d 16h	/openrisc/trunk
412	ORPSoC update - Rearranged Xilinx ML501, simulations working again.	julius	5025d 08h	/openrisc/trunk
411	Improved ethmac testbench and software. Renamed some OR1200 library functions to be more generic. Fixed bug with versatile_mem_ctrl for Actel board. Added ability to simulate gatelevel modules alongside RTL modules in board build.	julius	5025d 20h	/openrisc/trunk
410	ORPSoC: Adding README in root explaining how to build documentation, and documentation fixup so it builds properly again.	julius	5026d 19h	/openrisc/trunk
409	ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it. Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build. Updated documentation.	julius	5026d 20h	/openrisc/trunk
408	ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too.	julius	5027d 08h	/openrisc/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.