OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc] - Rev 456

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4995d 02h /openrisc
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.
julius 4995d 02h /openrisc
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4998d 08h /openrisc
433 New single program interrupt test programs. jeremybennett 4999d 10h /openrisc
432 Updates to handle interrupts correctly. jeremybennett 4999d 11h /openrisc
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.
julius 5001d 10h /openrisc
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 5002d 08h /openrisc
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.
julius 5002d 11h /openrisc
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5005d 07h /openrisc
427 Fixes for C++ to correspond to fixes in uClibc. jeremybennett 5006d 15h /openrisc

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.