OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_38/] [or1ksim/] [cpu/] [common] - Rev 1362

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1049 Added "breaks" command that prints all set breakpoints. ivang 7973d 08h /or1k/tags/nog_patch_38/or1ksim/cpu/common
997 PRINTF should be used instead of printf; command redirection repaired markom 7994d 16h /or1k/tags/nog_patch_38/or1ksim/cpu/common
992 A bug when cache enabled and bus error comes fixed. simons 7996d 08h /or1k/tags/nog_patch_38/or1ksim/cpu/common
970 Testbench is now running on ORP architecture platform. simons 8002d 03h /or1k/tags/nog_patch_38/or1ksim/cpu/common
897 improved CUC GUI; pre/unroll bugs fixed markom 8031d 08h /or1k/tags/nog_patch_38/or1ksim/cpu/common
884 code cleaning - a lot of global variables moved to runtime struct markom 8038d 14h /or1k/tags/nog_patch_38/or1ksim/cpu/common
883 cuc updated, cuc prompt parsing; CSM analysis markom 8039d 09h /or1k/tags/nog_patch_38/or1ksim/cpu/common
882 Routine for adjusting read and write delay for devices added. simons 8041d 12h /or1k/tags/nog_patch_38/or1ksim/cpu/common
877 ata beta release rherveille 8046d 02h /or1k/tags/nog_patch_38/or1ksim/cpu/common
860 Added delayr and delayw variable initialization (default value 1) ivang 8086d 02h /or1k/tags/nog_patch_38/or1ksim/cpu/common

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.