OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [peripheral/] - Rev 344

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.
chris 8377d 18h /or1k/tags/nog_patch_47/or1ksim/peripheral
187 minor change to clear pending exception chris 8378d 23h /or1k/tags/nog_patch_47/or1ksim/peripheral
186 major change to UART structure chris 8378d 23h /or1k/tags/nog_patch_47/or1ksim/peripheral
185 major change to UART code chris 8378d 23h /or1k/tags/nog_patch_47/or1ksim/peripheral
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8407d 15h /or1k/tags/nog_patch_47/or1ksim/peripheral
148 Replace single stepping patch that got overwritten chris 8451d 02h /or1k/tags/nog_patch_47/or1ksim/peripheral
145 Modifications necessary for functional gdb debugging interface chris 8451d 18h /or1k/tags/nog_patch_47/or1ksim/peripheral
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8454d 21h /or1k/tags/nog_patch_47/or1ksim/peripheral
131 Initial checkin of the Debug Unit register descriptions chris 8458d 18h /or1k/tags/nog_patch_47/or1ksim/peripheral
130 Initial checkin of the debug unit module chris 8458d 18h /or1k/tags/nog_patch_47/or1ksim/peripheral

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.