OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [Makefile.in] - Rev 1266

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8241d 15h /or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
413 some section changes markom 8245d 12h /or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
410 MMU test added. simons 8246d 10h /or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8246d 16h /or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
385 check testbench now modified to work with new report output markom 8255d 12h /or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
381 number display is more strict with 0x prefix with hex numbers markom 8255d 15h /or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
380 all tests pass check markom 8255d 16h /or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8268d 14h /or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
342 added exception vectors to support and modified section names markom 8269d 13h /or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
310 make check working for all tests except cache markom 8273d 18h /or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.