URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [Makefile.in] - Rev 1419

Rev	Log message	Author	Age	Path
460	excpt test removed except test added.	simons	8230d 00h	/or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
451	each test should define its own LDFLAGS	markom	8233d 11h	/or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
424	memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory	markom	8236d 13h	/or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
413	some section changes	markom	8240d 09h	/or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
410	MMU test added.	simons	8241d 07h	/or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
409	some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV.	markom	8241d 13h	/or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
385	check testbench now modified to work with new report output	markom	8250d 09h	/or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
381	number display is more strict with 0x prefix with hex numbers	markom	8250d 12h	/or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
380	all tests pass check	markom	8250d 13h	/or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in
344	added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model	markom	8263d 11h	/or1k/tags/nog_patch_47/or1ksim/testbench/Makefile.in