OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] - Rev 100

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
79 Data and instruction cache simulation added. lampret 8535d 01h /or1k/tags/nog_patch_49
78 (i/d)tlb_status lampret 8658d 15h /or1k/tags/nog_patch_49
77 Regular update. lampret 8658d 15h /or1k/tags/nog_patch_49
76 regular update lampret 8658d 15h /or1k/tags/nog_patch_49
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8658d 15h /or1k/tags/nog_patch_49
74 Same as DMMU. lampret 8665d 14h /or1k/tags/nog_patch_49
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8665d 14h /or1k/tags/nog_patch_49
72 Added 'how to build GNU tools' lampret 8670d 15h /or1k/tags/nog_patch_49
71 Clean two typos. lampret 8675d 17h /or1k/tags/nog_patch_49
70 Basic setjmp/longjmp are ready. lampret 8675d 17h /or1k/tags/nog_patch_49

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.