OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [sim-config.h] - Rev 847

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8200d 21h /or1k/tags/nog_patch_52/or1ksim/sim-config.h
556 support for SPR_SR_EP added; cpu.sr added to config markom 8200d 23h /or1k/tags/nog_patch_52/or1ksim/sim-config.h
551 fsim runs 4 times faster than sim markom 8201d 16h /or1k/tags/nog_patch_52/or1ksim/sim-config.h
550 deprecated GDB_ENABLED and DEBUG_ENABLED macros removed markom 8201d 17h /or1k/tags/nog_patch_52/or1ksim/sim-config.h
549 enabled parameters removed from devices, which also have number of devices; command line --output-cfg parameter added markom 8201d 17h /or1k/tags/nog_patch_52/or1ksim/sim-config.h
547 memory profiler added markom 8201d 22h /or1k/tags/nog_patch_52/or1ksim/sim-config.h
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8202d 18h /or1k/tags/nog_patch_52/or1ksim/sim-config.h
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8203d 16h /or1k/tags/nog_patch_52/or1ksim/sim-config.h
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8203d 22h /or1k/tags/nog_patch_52/or1ksim/sim-config.h
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8222d 16h /or1k/tags/nog_patch_52/or1ksim/sim-config.h

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.