OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_58/] [or1ksim/] [mmu/] - Rev 1249

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
438 ITLB -> DTLB lapsus fixed. simons 8279d 19h /or1k/tags/nog_patch_58/or1ksim/mmu
430 dpfault and ipfault exceptions implemented markom 8280d 18h /or1k/tags/nog_patch_58/or1ksim/mmu
429 cache configuration added markom 8280d 19h /or1k/tags/nog_patch_58/or1ksim/mmu
425 immu and dmmu configurations added markom 8280d 20h /or1k/tags/nog_patch_58/or1ksim/mmu
416 IMMU bugs fixed. simons 8283d 09h /or1k/tags/nog_patch_58/or1ksim/mmu
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8307d 22h /or1k/tags/nog_patch_58/or1ksim/mmu
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8328d 22h /or1k/tags/nog_patch_58/or1ksim/mmu
204 Added function prototypes to stop gcc from complaining erez 8362d 20h /or1k/tags/nog_patch_58/or1ksim/mmu
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8405d 19h /or1k/tags/nog_patch_58/or1ksim/mmu
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8488d 04h /or1k/tags/nog_patch_58/or1ksim/mmu

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.