OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_58] - Rev 1240

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7612d 09h /or1k/tags/nog_patch_58
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7612d 10h /or1k/tags/nog_patch_58
1188 Added support for rams with byte write access. simons 7628d 08h /or1k/tags/nog_patch_58
1186 Added support for rams with byte write access. simons 7629d 07h /or1k/tags/nog_patch_58
1184 Scan signals mess fixed. simons 7636d 00h /or1k/tags/nog_patch_58
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7640d 16h /or1k/tags/nog_patch_58
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7640d 18h /or1k/tags/nog_patch_58
1179 BIST interface added for Artisan memory instances. simons 7644d 03h /or1k/tags/nog_patch_58
1178 avoid another immu exception that should not happen phoenix 7673d 15h /or1k/tags/nog_patch_58
1177 more informative output phoenix 7674d 21h /or1k/tags/nog_patch_58

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.