OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_58] - Rev 412

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
390 Changed instantiation name of VS RAMs. lampret 8265d 21h /or1k/tags/nog_patch_58
389 Changed default delay for load and store in superscalar cpu. lampret 8265d 21h /or1k/tags/nog_patch_58
388 Added comments for cpu section. lampret 8265d 21h /or1k/tags/nog_patch_58
387 Now FPGA and ASIC target are separate. lampret 8265d 22h /or1k/tags/nog_patch_58
386 Fixed VS RAM instantiation - again. lampret 8265d 22h /or1k/tags/nog_patch_58
385 check testbench now modified to work with new report output markom 8266d 04h /or1k/tags/nog_patch_58
384 modified simmem.cfg structure! ADD > BEFORE EACH LINE! markom 8266d 06h /or1k/tags/nog_patch_58
383 modified simmem.cfg structure! ADD markom 8266d 06h /or1k/tags/nog_patch_58
382 bitmask function bug fixed markom 8266d 08h /or1k/tags/nog_patch_58
381 number display is more strict with 0x prefix with hex numbers markom 8266d 08h /or1k/tags/nog_patch_58

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.