OpenCores

URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] [or1ksim/] [sim-config.h] - Rev 361

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
221	major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup	markom	8302d 20h	/or1k/tags/nog_patch_61/or1ksim/sim-config.h
212	Added DMA	erez	8322d 20h	/or1k/tags/nog_patch_61/or1ksim/sim-config.h
191	Added UART jitter var to sim config	chris	8351d 00h	/or1k/tags/nog_patch_61/or1ksim/sim-config.h
173	- profiler added, use e.g.: make profiler ./sim -profile -fast executable ./profiler -g [-c] (no special compiling options necessary)	markom	8374d 00h	/or1k/tags/nog_patch_61/or1ksim/sim-config.h
123	Bugs fixed: - l.rfe temporarly disables exceptions - l.sys does PC -= 4 - breakpoints now supported at peripheria locations - uart0.rt/.tx nonexistent file segment fault Other modifications: - replaced string names to instruction indexes - execute.c executes specified (in ISA table) function - modified ISA table - flag needed for gdb - added or32.c, which supports or32.h - added new instructions l.mac, l.msb, l.maci, l.macrc and their executing functions (opcodes to be revisited) - added header acconfig.h - modified configuration files	markom	8436d 17h	/or1k/tags/nog_patch_61/or1ksim/sim-config.h
103	Major update to include PM, PIC, Cache Mngmnt and non-interactive mode.	lampret	8462d 01h	/or1k/tags/nog_patch_61/or1ksim/sim-config.h
78	(i/d)tlb_status	lampret	8661d 23h	/or1k/tags/nog_patch_61/or1ksim/sim-config.h
69	Sim debug.	lampret	8680d 23h	/or1k/tags/nog_patch_61/or1ksim/sim-config.h
45	Added NONE.	lampret	8792d 19h	/or1k/tags/nog_patch_61/or1ksim/sim-config.h
30	Updated SPRs, exceptions. Added 16450 device.	lampret	8808d 08h	/or1k/tags/nog_patch_61/or1ksim/sim-config.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.