OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_67] - Rev 820

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8142d 20h /or1k/tags/nog_patch_67
797 Changed hardcoded address for fake MC to use a define. lampret 8142d 21h /or1k/tags/nog_patch_67
796 Removed unused ports wb_clki and wb_rst_i lampret 8142d 21h /or1k/tags/nog_patch_67
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8143d 01h /or1k/tags/nog_patch_67
794 Added again just recently removed full_case directive lampret 8143d 01h /or1k/tags/nog_patch_67
793 Added synthesis off/on for timescale.v included file. lampret 8143d 01h /or1k/tags/nog_patch_67
792 Fixed port names that changed. lampret 8143d 01h /or1k/tags/nog_patch_67
791 Fixed some ports in instnatiations that were removed from the modules lampret 8143d 01h /or1k/tags/nog_patch_67
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8143d 01h /or1k/tags/nog_patch_67
789 Added response from memory controller (addr 0x60000000) lampret 8143d 02h /or1k/tags/nog_patch_67

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.