OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [pre-GNU-merge/] [insight/] - Rev 627

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8268d 02h /or1k/tags/pre-GNU-merge/insight
364 info spr bug fixed markom 8272d 21h /or1k/tags/pre-GNU-merge/insight
363 program can be stepped and continued before running it, supporting low level debugging markom 8272d 22h /or1k/tags/pre-GNU-merge/insight
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8273d 03h /or1k/tags/pre-GNU-merge/insight
355 uart VAPI model improved; changes to MC and eth. markom 8274d 01h /or1k/tags/pre-GNU-merge/insight
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8280d 00h /or1k/tags/pre-GNU-merge/insight
263 configure for cpu; modified command line options markom 8291d 23h /or1k/tags/pre-GNU-merge/insight
262 small bug in build_automata fixed; configure for memory markom 8292d 00h /or1k/tags/pre-GNU-merge/insight
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8301d 01h /or1k/tags/pre-GNU-merge/insight
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.		 chris 8328d 04h /or1k/tags/pre-GNU-merge/insight

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.