OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [insight/] [opcodes/] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1308 Gyorgy Jeney: extensive cleanup phoenix 7320d 03h /or1k/tags/rel-0-3-0-rc1/insight/opcodes
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7342d 04h /or1k/tags/rel-0-3-0-rc1/insight/opcodes
1286 Changed desciption of the l.cust5 insns lampret 7391d 07h /or1k/tags/rel-0-3-0-rc1/insight/opcodes
1285 Changed desciption of the l.cust5 insns lampret 7391d 07h /or1k/tags/rel-0-3-0-rc1/insight/opcodes
1169 Added support for l.addc instruction. csanchez 7704d 07h /or1k/tags/rel-0-3-0-rc1/insight/opcodes
1114 Added cvs log keywords lampret 7858d 23h /or1k/tags/rel-0-3-0-rc1/insight/opcodes
1034 Fixed encoding for l.div/l.divu. lampret 8001d 00h /or1k/tags/rel-0-3-0-rc1/insight/opcodes
879 Initial version of OpenRISC Custom Unit Compiler added markom 8066d 10h /or1k/tags/rel-0-3-0-rc1/insight/opcodes
801 l.muli instruction added markom 8158d 13h /or1k/tags/rel-0-3-0-rc1/insight/opcodes
722 floating point registers are obsolete; GPRs should be used instead markom 8186d 13h /or1k/tags/rel-0-3-0-rc1/insight/opcodes

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.