OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [sim-config.c] - Rev 1455

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1076 channels integration rprescott 7954d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/sim-config.c
998 added missing fout initialization markom 8020d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/sim-config.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8020d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/sim-config.c
970 Testbench is now running on ORP architecture platform. simons 8027d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/sim-config.c
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8044d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/sim-config.c
897 improved CUC GUI; pre/unroll bugs fixed markom 8057d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/sim-config.c
889 Modified Ethernet model. ivang 8062d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/sim-config.c
883 cuc updated, cuc prompt parsing; CSM analysis markom 8065d 05h /or1k/tags/rel-0-3-0-rc1/or1ksim/sim-config.c
876 Beta release of ATA simulation rherveille 8071d 22h /or1k/tags/rel-0-3-0-rc1/or1ksim/sim-config.c
856 I/D MMU and I/D caches takes some cycles by default markom 8121d 10h /or1k/tags/rel-0-3-0-rc1/or1ksim/sim-config.c

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.