OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] [or32] - Rev 1471

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7107d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1341 Mark wich operand is the destination operand in the architechture definition nogj 7107d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1338 l.ff1 instruction added andreje 7123d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7209d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7211d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1309 removed includes phoenix 7296d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1308 Gyorgy Jeney: extensive cleanup phoenix 7299d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1303 compile fix regarding lf.itof.s, lf.itof.d phoenix 7317d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7321d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1290 added more operands phoenix 7360d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.