OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] [or32] - Rev 1676

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1656 Pass the instruction operands as part of the op_queue structure. nogj 6750d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1653 Dump the name of the unknown relocation. nogj 6750d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1651 Remove usesless (that give zero information) calls to debug(). nogj 6750d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1605 Execute l.ff1 instruction nogj 6812d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1597 Fix parsing the destination register nogj 6824d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1590 Added l.fl1 lampret 6827d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1584 usability improvments phoenix 6841d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1577 gcc4 compile fix nogj 6862d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1576 configure updates phoenix 6862d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1557 Fix most warnings issued by gcc4 nogj 6886d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.