OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] [or32] - Rev 541

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
393 messages: exception on many places changed to abort markom 8292d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
389 Changed default delay for load and store in superscalar cpu. lampret 8293d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
378 cleanup in testbench; pc divided into ppc and npc markom 8293d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
374 *** empty log message *** simons 8294d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8294d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8299d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
355 uart VAPI model improved; changes to MC and eth. markom 8300d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
349 Some bugs regarding cache simulation fixed. simons 8304d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8306d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
306 corrected lots of bugs markom 8312d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.