OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu] - Rev 1177

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
911 Added instruction count to hardware executed log lampret 8021d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
897 improved CUC GUI; pre/unroll bugs fixed markom 8034d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
886 MMU registers reserved fields protected from writing. simons 8041d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
884 code cleaning - a lot of global variables moved to runtime struct markom 8041d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
883 cuc updated, cuc prompt parsing; CSM analysis markom 8042d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
882 Routine for adjusting read and write delay for devices added. simons 8044d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
879 Initial version of OpenRISC Custom Unit Compiler added markom 8047d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
877 ata beta release rherveille 8049d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
876 Beta release of ATA simulation rherveille 8049d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
860 Added delayr and delayw variable initialization (default value 1) ivang 8089d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.