OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu] - Rev 1203

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
970 Testbench is now running on ORP architecture platform. simons 8034d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
914 SR[FO] is always set to 1. lampret 8051d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
913 Executed log insns counter output in decimal instead of hex. lampret 8051d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
911 Added instruction count to hardware executed log lampret 8051d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
897 improved CUC GUI; pre/unroll bugs fixed markom 8063d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
886 MMU registers reserved fields protected from writing. simons 8070d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
884 code cleaning - a lot of global variables moved to runtime struct markom 8070d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
883 cuc updated, cuc prompt parsing; CSM analysis markom 8071d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
882 Routine for adjusting read and write delay for devices added. simons 8073d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
879 Initial version of OpenRISC Custom Unit Compiler added markom 8076d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.