OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu] - Rev 1341

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7472d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1218 segfault when there is no memory context fix phoenix 7520d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7552d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7552d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1202 at exception print insn number to ease debugging phoenix 7552d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1178 avoid another immu exception that should not happen phoenix 7673d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1177 more informative output phoenix 7674d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1174 fix for immu exceptions that never should have happened phoenix 7676d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1170 Added support for l.addc instruction. csanchez 7684d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1169 Added support for l.addc instruction. csanchez 7684d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.