OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu] - Rev 1667

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1585 added missing exception, fixes segfault with trap exception phoenix 6904d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1584 usability improvments phoenix 6905d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1579 Add missing break; statements nogj 6926d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1577 gcc4 compile fix nogj 6926d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1576 configure updates phoenix 6926d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1557 Fix most warnings issued by gcc4 nogj 6950d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 6950d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.
nogj 6950d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1554 fixed l.maci encoding phoenix 6967d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1551 Remove the pcprev global nogj 7011d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.