OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu] - Rev 848

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
702 Initial coding of ethernet simulator model finished. ivang 8172d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
694 immediate stats added markom 8179d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
693 exception info is outputted only in verbose mode markom 8179d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
692 stats data is now initialized; should fix some problems with caches, etc markom 8179d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
680 num_opcodes better because of linking. ivang 8182d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
679 extern CONST int num_opcodes -> extern CONST unsigned int or32_num_opcodes. ivang 8182d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
678 some minor improvements markom 8184d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
677 executed log output looks nicer (and more correct :)) markom 8184d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
676 update of shared files markom 8184d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
675 register output added to sw executed log markom 8184d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.