OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu] - Rev 98

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8831d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
38 Virtual machine at the moment. lampret 8831d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
37 STACK_SIZE is not properly used (will be removed soon). lampret 8831d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).
lampret 8831d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
35 SLP hooks. lampret 8831d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
34 Started with SLP (not finished yet). lampret 8831d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
33 Handling of or1k exceptions. lampret 8835d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
32 Interrupt recognition. lampret 8835d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
30 Updated SPRs, exceptions. Added 16450 device. lampret 8835d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
29 Adding OR16/OR32 insn decoder. lampret 8850d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.